

香港中文大學

The Chinese University of Hong Kong

# CENG3430 Rapid Prototyping of Digital Systems Lecture 07: Rapid Prototyping (I) – Integration of ARM and FPGA

Ming-Chang YANG

mcyang@cse.cuhk.edu.hk

#### Outline



- Rapid Prototyping with Zynq
- Rapid Prototyping (I): Integration of ARM and FPGA
  - PART 1: IP Block Design (Xilinx Vavido)
    - ① IP Block Creation
    - ② IP Integration
    - ③ HDL Wrapper
    - ④ Generate Bitstream
  - PART 2: ARM Programming (Xilinx SDK)
    - **S** ARM Programming
    - 6 Launch on Hardware
- Case Study: Software Stopwatch

## **Zynq Features**



- The defining features of Zynq family:
  - Processing System (PS): Dual-core ARM Cortex-A9 CPU
  - Programmable Logic (PL): Equivalent traditional FPGA
  - Advanced eXtensible Interface (AXI): High bandwidth, low latency connections between PS and PL.



# **Prototyping with FPGA: PL Only**

- However, so far, our designs are implemented <u>only</u> using the programmable logic of Zynq with VHDL.



#### It is usually hard to implement complicated design!

# Key to Rapid Prototyping



• PL and PS shall each be used for what they do best.



# Rapid Prototyping with Zynq: PS + PL

#### **PS for Software**:

general purpose sequential programs, operating system, GUIs, applications, etc.

AXI: PS-side I/Os + a means of communication between PS & PL.

#### PL for Hardware:

intensive data computation, PL-side peripheral control, etc.



#### **Prototyping Styles with Zynq ZedBoard**



#### Outline



#### Rapid Prototyping with Zynq

- Rapid Prototyping (I): Integration of ARM and FPGA
  - PART 1: IP Block Design (Xilinx Vavido)
    - ① IP Block Creation
    - ② IP Integration
    - ③ HDL Wrapper
    - ④ Generate Bitstream
  - PART 2: ARM Programming (Xilinx SDK)
    - S ARM Programming
    - 6 Launch on Hardware

#### Case Study: Software Stopwatch

## Integration of ARM and FPGA (1/2)



ZYI	Xilinx SDK (C/C++)	Bare-metal Applications	Applications	<b>SDK</b> (Shell, C, Java, …)
			Operating System	Process System
		Board Support Package	Board Support Package	(PS)
				bardwaro
Xilinx Vivado (HDL)	Programmable Logic Design	Hardware Base System	Hardware Base System	Program Logic
	Style 1) FPGA (PL)	Style 2) ARM + FPGA	Style 3) Embedded OS	(PL)
	VHDL or Verilog Programming	ARM Programming & IP Block Design	Shell Script Programming	

# Integration of ARM and FPGA (2/2)



- To integrate ARM and FPGA, we need to do:
  - 1. "IP Block" Design on Xilinx Vivado using HDL
  - 2. ARM Programming on Xilinx SDK using C/C++



# Intellectual Property (IP) Block



- **IP Block** (or **IP Core**) is a hardware specification used to configure the logic resources of an FPGA.
  - IP allows system designers to pick-and-choose from a wide array of pre-developed, re-useable design blocks.
  - IP saves development time, as well as provides guaranteed functionality without the need for extensive testing.
- An Analogy



#### **Sources of IP Block**



- IP Libraries: Xilinx provides an extensive catalogue of IP cores for the Zynq-7000 AP family.
  - Ranging from building blocks (such as FIFOs and arithmetic operators) up to fully functional processor blocks.
- Third-party IP is also available, both commercially and from the open-source community.
- IP Creation: The final option is to create by yourself.
  - The most traditional method of IP creation is for it to be developed in HDLs (such as VHDL or Verilog).
  - Recently, other methods of IP creation have also been introduced to Vivado, such as High Level Synthesis (HLS).

# **Key Steps of ARM-FPGA Integration**



#### • PART 1: IP Block Design (using Xilinx Vivado)

- ① Create and Package the PL logic blocks into intellectual property (IP) block with AXI4 Interface.
  - With AXI4, data can be exchanged via shared 32-bit registers.
- Integrate the <u>customized (or pre-developed) IP block</u> with <u>ZYNQ7 Processing System (PS)</u> via IP Block Design.
  - Vivado can auto-connect IP block and ARM core via AXI interface.
- ③ Create HDL Wrapper and Add Constraints to automatically generate the HDL code (VHDL or Verilog).
- ④ Generate and Program Bitstream into the board.
- PART 2: <u>ARM Programming</u> (using Xilinx SDK)
  - ⑤ Design the bare-metal application in C/C++ language.
  - **6** Launch on Hardware (GDB): Run the code on ARM core.

#### Outline



- Rapid Prototyping with Zynq
- Rapid Prototyping (I): Integration of ARM and FPGA
  - PART 1: IP Block Design (Xilinx Vavido)
    - ① IP Block Creation
    - ② IP Integration
    - ③ HDL Wrapper
    - ④ Generate Bitstream
  - PART 2: ARM Programming (Xilinx SDK)
    - **S** ARM Programming
    - 6 Launch on Hardware
- Case Study: Software Stopwatch

#### **Case Study: Stopwatch**





entity stopwatch is
port( clk: in STD\_LOGIC;
 switch: in STD\_LOGIC\_VECTOR (7 downto 0);
 btn: in STD\_LOGIC\_VECTOR (4 downto 0);
 led: out STD\_LOGIC\_VECTOR (7 downto 0);
 ssd: out STD\_LOGIC\_VECTOR (6 downto 0);
 ssdsel: out STD\_LOGIC\_);
end stopwatch;

#### Task: Count down from the input number (XY) to (00)

#### Hardware vs. Software Stopwatch



- We can build a <u>hardware stopwatch</u> in which the FPGA (PL) is responsible for <u>both</u>:
  - Interfacing with hardware (clk/switch/btn /led/PmodSSD);
  - Generating the values to be shown on 1ed/PmodSSD based on user inputs or events.
- In Lab 07, we are going to develop a <u>software</u> <u>stopwatch</u> through ARM-FPGA integration:
  - Hardware: FPGA (PL) is <u>only</u> responsible for hardware interfacing with clk/switch/btn/led/PmodSSD.
    - We can reuse the hardware interfacing for different designs.
  - Software: ARM (PS) determines the values to be shown on led/PmodSSD based on user inputs or events.
    - We can easily realize a complex control logic via ARM programming.

# Overall Design of Software Stopwatch



- Hardware: The stopwatch IP block is responsible for hardware interfacing with clk/switch/btn/led/PmodSSD.
- Software: The ARM processor determines the values to be shown on led and PmodSSD based on user inputs or events.
- The ARM processor communicates with the IP block via the AXI slave registers.

#### PART 1: IP Block Design





Five AXI slave registers are used for data exchange:

- s\_slv\_reg0: value to be displayed on the Pmod SSD (←)
- $s_slv_reg1$ : value to be displayed on the LEDs ( $\leftarrow$ )
- $s_slv_reg2$ : value inputted from the switches ( $\rightarrow$ )
- $s_slv_reg3$ : value inputted from the buttons ( $\rightarrow$ )

- s\_slv\_reg4: the number of milliseconds elapsed (→) CENG3430 Lec07: Integration of ARM and FPGA 2021-22 T2

#### **① IP Block Creation: New IP**



 According to our design specification, we need to have five AXI registers for exchanging data:

Peripheral D Specify nan	etails ne, version and description for the new peripheral		Add Interfaces Add AXI4 interfaces supported	by your peripheral			1
			Enable Interrupt Support	+-	Name	S00_AXI	0
Name:	stopwatch_controller			Dinterfaces	Interface Type	Lite	•
Version:	1.0	0		S00_AXI	Interface Mode	Slave	•
Display name:	stopwatch_controller_v1.0	3			Data Width (Bits)	32	•
Description:	My new AXI IP				Memory Size (Bytes)	64	*
IP location:	D:/Lab6/ip_repo				Number of Registers	5	[4512]
V Overwrite	existing		stopwater_controller_vii.u				

- Two .vhd templates will be generated automatically:
  - stopwatch\_controller\_v1\_0.vhd: This file instantiates the AXI-Lite interface and contain the required functionality.
  - stopwatch\_controller\_v1\_0\_S00\_AXI.vhd: This file contains only the AXI-Lite bus functionality.

#### ① IP Block Creation: Implementation (1/2)



#### stopwatch\_controller\_v1\_0.vhd:

- Define the design interface, implement the required functionality (including ssd.vhd for Pmod SSD), and instantiate the AXI interface.
- stopwatch\_controller\_v1\_0\_S00\_AXI.vhd:
  - Describe a five-register AXI interface for this IP block.

#### (Note: Please refer to the lab sheet for detailed instructions.)

#### ① IP Block Creation: Implementation (2/2)



# **① IP Block Creation: IP Packaging**



- Vivado IP Packager enables developers to quickly prepare IP for integration in the Vivado IP Catalog.
- Once the IP is selected in a Vivado project, the IP is treated like any other IP module from the IP Catalog.



**IP Development Flow** 

**IP Use Flow** 

#### **② IP Integration**



 Vivado IP Integrator provides a graphical "canvas" to configure IP blocks in an *automated* development flow.



#### **③ HDL Wrapper & ④ Generate Bitstream**

- Vivado will also help to create a top-level HDL Wrapper.
  - This will automatically generate the VHDL
     code for the whole
     block design.
- processing\_system7\_0 DDRd FIXED IO FIXED TO 2 1\_axi\_gp0\_aclk 7YECLK RESETO N ps7 0 axi periph ZYNO7 Processing System 4500 AXI rst ps7 0 50M ■⊖■ M00\_AXI ⊕ 00 ACLK mb reset ext reset in 500\_ARESETN bus struct reset[0:0] stopwatch\_controller\_0 100 ACLK aux reset in MO0 ARESETIN 4500 AXI Ssdcat AXI Interconnect Processor System Res orallos ssd[6:0] led[7:0] .btn[4:0] **HDL Wrapper** stopwatch\_controller\_v1.0 (Pre-Production)
- With a constraint file, the Bitstream can be generated and downloaded into the targeted board.



## **PART 2: ARM Programming**





Five AXI slave registers are used for data exchange:

- s\_slv\_reg0: value to be displayed on the Pmod SSD (←)
- $s_slv_reg1$ : value to be displayed on the LEDs ( $\leftarrow$ )
- $s_slv_reg2$ : value inputted from the switches ( $\rightarrow$ )
- $s_slv_reg3$ : value inputted from the buttons ( $\rightarrow$ )
- **s\_slv\_reg4**: the number of milliseconds elapsed (→) CENG3430 Lec07: Integration of ARM and FPGA 2021-22 T2

#### **⑤ ARM Programming**



- We need two header files: one for controlling the ZYNQ processor in general, and the other to bring in items specific to our stopwatch controller.
   #include "xparameters.h" // it is auto-generated
  - #include "stopwatch\_controller.h" // it is auto-generated
- Then, we can make some simple names for the addresses of the registers in our IP block.
   #define SW\_BASE XPAR\_STOPWATCH\_CONTROLLER\_0\_S00\_AXI\_BASEADDR
   #define SSD\_ADDR STOPWATCH\_CONTROLLER\_S00\_AXI\_SLV\_REG0\_OFFSET
   #define LED\_ADDR STOPWATCH\_CONTROLLER\_S00\_AXI\_SLV\_REG1\_OFFSET
   ...
- Finally, we create a bare metal software program.
  - There is *nothing but a sole program* running on the ARM.
  - Thus, the program should *<u>never ever exit</u>*. (How?)

## Key: Interfacing via Registers (1/3)



# /\*\*\* STATES \*\*\*/ u32 stopped, btn\_in\_prev, switch\_in\_pre, timer\_zero; // logic for initializing internal states while(1) // infinite loop {

#### /\*\*\* INPUT \*\*\*/

btn\_in = STOPWATCH\_CONTROLLER\_mReadReg(SW\_BASE, BTN\_ADDR);
switch\_in = STOPWATCH\_CONTROLLER\_mReadReg(SW\_BASE, SWITCH\_ADDR);
timer\_in = STOPWATCH\_CONTROLLER\_mReadReg(SW\_BASE, TIMER\_ADDR);

#### /\*\*\* CONTROL \*\*\*/

// logic for detecting btn and switch events
// logic for determining the time for led and ssd display
int time\_display;

#### /\*\*\* OUTPUT \*\*\*/

STOPWATCH\_CONTROLLER\_mWriteReg(SW\_BASE, LED\_ADDR, time\_display); STOPWATCH\_CONTROLLER\_mWriteReg(SW\_BASE, SSD\_ADDR, time\_display);

#### /\*\*\* FEEDBACK \*\*\*/

btn\_in\_prev = btn\_in; // btn\_in\_prev keeps previous btn
switch\_in\_prev = switch\_in; // switch\_in\_prev keeps previous sw

## Key: Interfacing via Registers (2/3)



/\* CONTROL: btn \*/
// determine whether BTN\_C is pressed?
u32 btn\_rise = ~btn\_in\_prev & btn\_in;
if (btn\_rise & BTN\_C) stopped = ( stopped==1? 0 : 1);

		CDRUL		<b>C</b> DRUL
<pre>#define BTN_C 16</pre>	btn_in_prev	00000	btn_in_prev	<b>1</b> 0000
<pre>#define BTN_D 8</pre>		<b>4</b>		$\mathbf{\Psi}$
<pre>#define BTN_R 4</pre>	~btn_in_prev	11111	~btn_in_prev	01111
<pre>#define BTN_U 2 &amp;)</pre>	btn_in	<b>1</b> 0000 &)	btn_in	0 <b>1</b> 000
<pre>#define BTN_L 1</pre>				
	btn_rise	<b>1</b> 0000	btn_rise	<mark>0</mark> 1000
	ri	ising	not	rising
* CONTROL: switch */				

// determine whether any of switches has been changed?
if (switch\_in != switch\_in\_prev) stopped = 1;

switch\_in\_prev 0000 0000

compare) switch\_in 0010 0000

**TRUE** (otherwise: **FALSE**)

# Key: Interfacing via Registers (3/3)





#### **Class Exercise 7.1**

}

Student	ID:
Name:	

- Date:
- The stopwatch originally counts down at the rate of one number per second (1 Hz). Modify the high-lighted line to let it count-down at the rate of 0.5 Hz.

```
/* CONTROL: time */
int time_display; // the "remaining" time for display
if( stopped )
```

```
// reset time_display by switches and timer_zero by current time
  time_display = STOPWATCH_CONTROLLER_mReadReg(SW_BASE, SWITCH_ADDR);
  timer_zero = STOPWATCH_CONTROLLER_mReadReg(SW_BASE, TIMER_ADDR);
}else
```

```
// calculate the "elapsed" and "remaining" time (in seconds)
u32 time_elapsed = (timer_in - timer_zero) / 1000; // "elapsed"
time_display = switch_in - time_elapsed; // "remaining"
if(time_display < 0)
{</pre>
```

// reset timer\_zero by the "current" time to restart count-down
timer\_zero = STOPWATCH\_CONTROLLER\_mReadReg(SW\_BASE, TIMER\_ADDR);

#### **© Launch on Hardware (GDB)**



- Finally, after the software stopwatch (.c) is ready, you can run it on ARM by Launch on Hardware (GDB).
  - GDB: GNU Debugger is the most popular debugger for UNIX systems to debug C and C++ programs.
  - Vivado will help automatically compile, link, and load your C program.



## **Summary of ARM-FPGA Integration**





#### Summary



- Rapid Prototyping with Zynq
- Rapid Prototyping (I): Integration of ARM and FPGA
  - PART 1: IP Block Design (Xilinx Vavido)
    - ① IP Block Creation
    - ② IP Integration
    - ③ HDL Wrapper
    - ④ Generate Bitstream
  - PART 2: ARM Programming (Xilinx SDK)
    - **S** ARM Programming
    - 6 Launch on Hardware
- Case Study: Software Stopwatch