

香港中文大學

The Chinese University of Hong Kong

# *CENG3430 Rapid Prototyping of Digital Systems* **Lecture 07: Rapid Prototyping (I) – Integration of ARM and FPGA**

**Ming-Chang YANG**

*[mcyang@cse.cuhk.edu.hk](mailto:mcyang@cse.cuhk.edu.hk)*

**THURSET** 

#### **Outline**



- Rapid Prototyping with Zynq
- Rapid Prototyping (I): Integration of ARM and FPGA
	- PART 1: IP Block Design (Xilinx Vavido)
		- IP Block Creation
		- 2 IP Integration
		- HDL Wrapper
		- Generate Bitstream
	- PART 2: ARM Programming (Xilinx SDK)
		- ARM Programming
		- Launch on Hardware
- Case Study: Software Stopwatch

# **Zynq Features**



- The defining features of Zynq family:
	- **Processing System (PS)**: Dual-core ARM Cortex-A9 CPU
	- **Programmable Logic (PL)**: Equivalent traditional FPGA
	- **Advanced eXtensible Interface (AXI)**: High bandwidth, low latency connections between PS and PL.



# **Prototyping with FPGA: PL Only**

- 
- However, so far, our designs are implemented *only* using the **programmable logic** of Zynq with **VHDL**.



#### It is usually hard to implement complicated design!

# **Key to Rapid Prototyping**



• **PL** and **PS** shall each be used for *what they do best*.



# **Rapid Prototyping with Zynq: PS + PL**

#### **PS for Software**:

general purpose sequential programs, operating system, GUIs, applications, etc.

**PS-side I/Os AXI:** a means of communication between **PS** & **PL**.

#### **PL for Hardware**:

intensive data computation, PL-side peripheral control, etc.



*Note: AXI stands for Advanced eXtensible Interface.*

# **Prototyping Styles with Zynq ZedBoard**



## **Outline**



#### • Rapid Prototyping with Zynq

- Rapid Prototyping (I): Integration of ARM and FPGA
	- PART 1: IP Block Design (Xilinx Vavido)
		- IP Block Creation
		- 2 IP Integration
		- HDL Wrapper
		- Generate Bitstream
	- PART 2: ARM Programming (Xilinx SDK)
		- ARM Programming
		- Launch on Hardware

#### • Case Study: Software Stopwatch

# **Integration of ARM and FPGA (1/2)**





# **Integration of ARM and FPGA (2/2)**



- To integrate ARM and FPGA, we need to do:
	- **1. "IP Block" Design** on Xilinx Vivado using HDL
	- **2. ARM Programming** on Xilinx SDK using C/C++



# **Intellectual Property (IP) Block**



- **IP Block** (or **IP Core**) is a hardware specification used to configure the logic resources of an FPGA.
	- IP allows system designers to pick-and-choose from a wide array of pre-developed, re-useable **design blocks**.
	- IP saves development time, as well as provides guaranteed functionality without the need for extensive testing.
- An Analogy:



## **Sources of IP Block**



- **IP Libraries**: Xilinx provides an extensive catalogue of IP cores for the Zynq-7000 AP family.
	- Ranging from building blocks (such as FIFOs and arithmetic operators) up to fully functional processor blocks.
- **Third-party IP** is also available, both commercially and from the open-source community.
- **IP Creation**: The final option is to create by yourself.
	- The most traditional method of IP creation is for it to be developed in HDLs (such as VHDL or Verilog).
	- Recently, other methods of IP creation have also been introduced to Vivado, such as High Level Synthesis (HLS).

# **Key Steps of ARM-FPGA Integration**



#### • **PART 1: IP Block Design** (using Xilinx Vivado)

- **Create** and **Package** the **PL** logic blocks into **intellectual property (IP) block** with **AXI4 Interface**.
	- With AXI4, data can be exchanged via shared 32-bit registers.
- **Integrate** the customized (or pre-developed) IP block with ZYNQ7 Processing System (**PS**) via **IP Block Design**.
	- Vivado can auto-connect IP block and ARM core via AXI interface.
- **Create HDL Wrapper** and **Add Constraints** to automatically generate the HDL code (VHDL or Verilog).
- **Generate and Program Bitstream** into the board.
- **PART 2: ARM Programming** (using Xilinx SDK)
	- **Design** the bare-metal **application** in C/C++ language.
	- **Launch on Hardware** (GDB): Run the code on ARM core.

## **Outline**



- Rapid Prototyping with Zynq
- Rapid Prototyping (I): Integration of ARM and FPGA
	- PART 1: IP Block Design (Xilinx Vavido)
		- IP Block Creation
		- 2 IP Integration
		- 3 HDL Wrapper
		- Generate Bitstream
	- PART 2: ARM Programming (Xilinx SDK)
		- **5 ARM Programming**
		- Launch on Hardware
- Case Study: Software Stopwatch

## **Case Study: Stopwatch**





entity stopwatch is port( clk: in STD\_LOGIC; switch: in STD LOGIC VECTOR (7 downto 0); btn: in STD LOGIC VECTOR (4 downto 0); led: out STD\_LOGIC\_VECTOR (7 downto 0); ssd: out STD LOGIC VECTOR (6 downto 0); ssdsel: out STD LOGIC ); end stopwatch;

#### **Task: Count down from the input number (XY) to (00)**

# **Hardware vs. Software Stopwatch**



- We can build a hardware stopwatch in which the FPGA (PL) is responsible for *both*:
	- Interfacing with hardware (**clk**/**switch**/**btn** /**led**/**PmodSSD**);
	- Generating the values to be shown on **led**/**PmodSSD** based on user inputs or events.
- In Lab 07, we are going to develop a software stopwatch through ARM-FPGA integration:
	- **Hardware**: FPGA (PL) is *only* responsible for hardware interfacing with **clk**/**switch**/**btn**/**led**/**PmodSSD**.
		- We can reuse the hardware interfacing for different designs.
	- **Software**: ARM (PS) determines the values to be shown on **led**/**PmodSSD** based on user inputs or events.
		- We can easily realize a complex control logic via ARM programming.

# **Overall Design of Software Stopwatch**



- **Hardware**: The **stopwatch IP block** is responsible for hardware interfacing with **clk**/**switch**/**btn**/**led**/**PmodSSD**.
- **Software**: The **ARM processor** determines the values to be shown on **led** and **PmodSSD** based on user inputs or events.
- The **ARM processor** communicates with the **IP block** via the **AXI slave registers**.

# **PART 1: IP Block Design**





Five AXI slave registers are used for data exchange:

- $-$  **s** slv reg0: value to be displayed on the Pmod SSD ( $\leftarrow$ )
- $-$  s<sub>\_s</sub>lv\_reg1: value to be displayed on the LEDs  $(\leftarrow)$
- **s** slv reg2: value inputted from the switches  $(\rightarrow)$
- $-$  **s\_slv\_reg3**: value inputted from the buttons ( $\rightarrow$ )

– **s** slv reg4: the number of milliseconds elapsed  $(\rightarrow)$ CENG3430 Lec07: Integration of ARM and FPGA 2021-22 T2

# **IP Block Creation: New IP**



• According to our design specification, we need to have five AXI registers for exchanging data:



- Two .vhd templates will be generated automatically:
	- **stopwatch\_controller\_v1\_0.vhd**: This file instantiates the AXI-Lite interface and contain the required functionality.
	- **stopwatch\_controller\_v1\_0\_S00\_AXI.vhd**: This file contains only the AXI-Lite bus functionality.

## **IP Block Creation: Implementation (1/2)**



#### • **stopwatch\_controller\_v1\_0.vhd:**

- Define the design interface, implement the required functionality (including ssd.vhd for Pmod SSD), and instantiate the AXI interface.
- **stopwatch\_controller\_v1\_0\_S00\_AXI.vhd:**
	- Describe a five-register AXI interface for this IP block.

#### (Note: Please refer to the lab sheet for detailed instructions.)

## **IP Block Creation: Implementation (2/2)**



# **IP Block Creation: IP Packaging**



- Vivado IP Packager enables developers to quickly prepare IP for integration in the Vivado IP Catalog.
- Once the IP is selected in a Vivado project, the IP is treated like any other IP module from the IP Catalog.



**IP Development Flow** 

**IP Use Flow** 

## **IP Integration**



• Vivado IP Integrator provides a graphical "canvas" to configure IP blocks in an *automated* development flow.



## **HDL Wrapper & Generate Bitstream**

- Vivado will also help to create a top-level HDL Wrapper.
	- This will automatically generate the VHDL code for the whole block design.
- processing\_system7\_0 **DDRd**  $\mathbf{D}$ DDR  $P$ FIXED IO FIXED IO d LAXI\_GPO\_ACLK 7Y FO K RESETO N ps7\_0\_axi\_periph **ZYNO7 Processing Syste** dbS00 AXI **ACLK** rst ps7 0 50M ▉▽▊ □ <> M00\_AXI <> vest svnc clk mb\_reset 500 ACLK reset in bus struct reset[0:0]  $_{500}$  aresetn  $\Box\Box$ stopwatch\_controller\_0 100 ACLK laux reset in peripheral reset(0:0) MOO ARESETN **25500 AXI**  $\Rightarrow$  ssdcat **AXI Interconnect**  $btn[4:0]$ Processor System Resi  $\rightarrow$ ssd[6:0]  $\rightarrow$  led[7:0]  $\frac{1}{2}$  btnf4:01 s00 axi areset **HDL Wrapper** stopwatch\_controller\_v1.0 (Pre-Production)
- With a constraint file, the Bitstream can be generated and downloaded into the targeted board.



# **PART 2: ARM Programming**





Five AXI slave registers are used for data exchange:

- $-$  s<sub>\_s</sub>lv\_reg0: value to be displayed on the Pmod SSD  $(\leftarrow)$
- $-$  s<sub>\_s</sub>lv\_reg1: value to be displayed on the LEDs  $(\leftarrow)$
- **s** slv reg2: value inputted from the switches  $(\rightarrow)$
- $-$  **s\_slv\_reg3**: value inputted from the buttons  $(\rightarrow)$
- CENG3430 Lec07: Integration of ARM and FPGA 2021-22 T2 25  $-$  **s** slv reg4: the number of milliseconds elapsed ( $\rightarrow$ )

# **ARM Programming**



- We need two header files: one for controlling the ZYNQ processor in general, and the other to bring in items specific to our stopwatch controller. #include "xparameters.h" // it is auto-generated
	- #include "stopwatch\_controller.h" // it is auto-generated
- Then, we can make some simple names for the addresses of the registers in our IP block. #define **SW\_BASE** XPAR\_STOPWATCH\_CONTROLLER\_0\_S00\_AXI\_BASEADDR #define **SSD\_ADDR** STOPWATCH\_CONTROLLER\_S00\_AXI\_SLV\_**REG0**\_OFFSET #define **LED\_ADDR** STOPWATCH\_CONTROLLER\_S00\_AXI\_SLV\_**REG1**\_OFFSET ...
- Finally, we create a bare metal software program.
	- There is *nothing but a sole program* running on the ARM.
- $\frac{1}{2}$  . In the  $\frac{1}{2}$  defined and  $\frac{1}{2}$  and  $\frac{1}{2}$   $\frac{1}{$ – Thus, the program should *never ever exit*. (How?)

# **Key: Interfacing via Registers (1/3)**



#### /\*\*\* STATES \*\*\*/ u32 stopped, btn\_in\_prev, switch\_in\_pre, timer\_zero; // logic for initializing internal states **while(1)** // infinite loop  $\{$

#### /\*\*\* INPUT \*\*\*/

btn\_in = STOPWATCH\_CONTROLLER\_m**Read**Reg(SW\_BASE, **BTN\_ADDR**); switch\_in = STOPWATCH\_CONTROLLER\_m**Read**Reg(SW\_BASE, **SWITCH\_ADDR**); timer\_in = STOPWATCH\_CONTROLLER\_m**Read**Reg(SW\_BASE, **TIMER\_ADDR**);

#### /\*\*\* CONTROL \*\*\*/

// logic for detecting btn and switch events // logic for determining the time for led and ssd display int **time\_display**;

#### /\*\*\* OUTPUT \*\*\*/

STOPWATCH\_CONTROLLER\_m**Write**Reg(SW\_BASE, **LED\_ADDR**, **time\_display**); STOPWATCH\_CONTROLLER\_m**Write**Reg(SW\_BASE, **SSD\_ADDR**, **time\_display**);

#### /\*\*\* FEEDBACK \*\*\*/

}

 $\Gamma$ 

btn in prev = btn in; // btn in prev keeps previous btn switch in prev = switch in; // switch in prev keeps previous sw

# **Key: Interfacing via Registers (2/3)**



**/\* CONTROL: btn \*/** // determine whether BTN\_C is pressed? u32 btn rise =  $~$ btn in prev & btn in; if (btn\_rise & BTN\_C) stopped = ( stopped==1?  $0 : 1$ );



---------------------------------

**TRUE** (otherwise: **FALSE**)

# **Key: Interfacing via Registers (3/3)**





## **Class Exercise 7.1**

}

}



- Date:
- The stopwatch originally counts down at the rate of one number per second (1 Hz). Modify the highlighted line to let it count-down at the rate of 0.5 Hz.

```
/* CONTROL: time */
int time_display; // the "remaining" time for display
if( stopped )
{
```

```
// reset time_display by switches and timer_zero by current time
    time_display = STOPWATCH_CONTROLLER_mReadReg(SW_BASE, SWITCH_ADDR);
    timer_zero = STOPWATCH_CONTROLLER_mReadReg(SW_BASE, TIMER_ADDR);
}else
{
```

```
// calculate the "elapsed" and "remaining" time (in seconds)
u32 time elapsed = (timer in - timer zero) / 1000; // "elapsed"
time_display = switch_in - time_elapsed; // "remaining"
if(time_display < 0)
{
```
 $\}$ 

// reset timer\_zero by the "current" time to restart count-down timer\_zero = STOPWATCH\_CONTROLLER\_m**Read**Reg(SW\_BASE, **TIMER**\_ADDR);

## **Launch on Hardware (GDB)**



- Finally, after the software stopwatch (.c) is ready, you can run it on ARM by Launch on Hardware (GDB).
	- **GDB**: GNU Debugger is the most popular debugger for UNIX systems to debug C and C++ programs.
	- Vivado will help automatically compile, link, and load your C program.



# **Summary of ARM-FPGA Integration**





# **Summary**



- Rapid Prototyping with Zynq
- Rapid Prototyping (I): Integration of ARM and FPGA
	- PART 1: IP Block Design (Xilinx Vavido)
		- IP Block Creation
		- 2 IP Integration
		- HDL Wrapper
		- Generate Bitstream
	- PART 2: ARM Programming (Xilinx SDK)
		- ARM Programming
		- Launch on Hardware
- Case Study: Software Stopwatch